

# SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME

## Field of the Invention

5       The present invention relates to a semiconductor device and a method for manufacturing the same; and, more particularly, to a capacitor in a semiconductor device and its method for improving the electrical characteristics and reliability of the capacitor.

10

## Description of the Prior Art

15       Recently, an SBT ( $\text{Sr}_1\text{Bi}_2\text{Ta}_2\text{O}_9$ ) layer, an SBTN ( $\text{SrBi}_2(\text{Ta}, \text{Nb})\text{O}_9$ ) layer and a BLT ( $\text{Bi}_x\text{La}_y$ ) $\text{Ti}_3\text{O}_{12}$  layer having a perovskite structure and a Bi-layered characteristic have been developed as a dielectric layer of a capacitor in a nonvolatile memory device. Even if the dielectric layer of the SBT series has good reliability and properties as a dielectric layer in a capacitor in comparison with other ferroelectric materials, 20 since a thermal treatment temperature of over 800 °C is required for crystallization of the SBT layer, serious oxidation of layers, such as a  $\text{TiSi}_2$  ohmic contact layer, a plug or the like, which are previously formed in a capacitor, is generated in a device manufacturing process so that it is impossible to apply the BST layer in a highly integrated 25 memory device using the plug.

To solve the above problem, the oxide layer of a BLT

series, of which the crystallization temperature is lower than that of a SBT series, is employed. However, the BLT layer has to be thermally treated at a temperature of over 700 °C for crystallization in order to obtain the desired reliability for a capacitor. Accordingly, a diffusion barrier layer, which prevents the  $\text{TiSi}_2$  ohmic contact layer and the plug from being oxidized in an oxygen atmosphere at a temperature of over 700 °C, is required in the BLT capacitor.

Fig. 1 is a cross-sectional view showing a conventional semiconductor device having a BLT capacitor using a TiN diffusion barrier layer.

Referring to Fig. 1, an interlayer insulating layer 11 is formed on a transistor including a source/drain region, and a contact hole is formed by selectively etching the interlayer insulating layer 11 and then a plug 12 is formed with a polysilicon in the contact hole. A Ti layer is deposited on the plug 12 and then the ohmic contact layer 13 is formed by a thermal reaction of the Ti layer and the polysilicon plug 12. A TiN layer is deposited on the entire structure to form a diffusion barrier layer 14 and a planarization process of the structure is carried out in order that the TiN diffusion barrier layer remains only in the contact hole.

A bottom electrode 15 is formed on the interlayer insulating layer 11 and the TiN diffusion barrier layer and a BLT dielectric layer 16 and a top electrode 17 are sequentially formed. However, as mentioned above, since the

BLT capacitor has to be thermally treated at a temperature of over 700 °C, the plug 12 and the ohmic contact layer 13 are oxidized and surface peeling is caused so that the electrical characteristics and electrode property become deteriorated.

5

### Summary of the Invention

It is, therefore, an object of the present invention to provide a semiconductor device and a method for improving the electrical characteristics, the charge capacity and the reliability of a capacitor in a semiconductor device.

In accordance with an aspect of the present invention, there is provided a method for manufacturing a semiconductor device, comprising the steps of: providing a semiconductor substrate; forming a contact hole and forming a plug recessed inside of the contact hole; forming an ohmic contact layer on the plug in the contact hole and depositing La or LaN on the ohmic contact layer; forming a LaN diffusion barrier layer nitrided by a plasma treatment in an ambient of nitrogen or ammonia in the contact hole; and forming a capacitor, including the steps of: forming a bottom electrode on the diffusion barrier layer and forming a BLT ((Bi<sub>x</sub>La<sub>y</sub>)Ti<sub>3</sub>O<sub>12</sub>) dielectric layer on the bottom electrode; and forming a top electrode on the BLT dielectric layer.

In accordance with another aspect of the present invention, there is provided a semiconductor device, comprising: a semiconductor substrate; a transistor including

100591-1301  
T0925T  
a gate insulating layer and a gate electrode formed on the semiconductor substrate and a source/drain region formed in the semiconductor substrate; a contact hole exposing the source/drain region; a plug recessed at the inside of the contact hole; an ohmic contact layer formed on the plug; an LaN diffusion barrier layer formed on the ohmic contact layer; and a capacitor formed on the LaN diffusion barrier layer, wherein the capacitor includes: a bottom electrode; a dielectric layer formed with BLT ( $(\text{Bi}_x\text{La}_y)\text{Ti}_3\text{O}_{12}$ ) on the bottom electrode; and a top electrode formed on the dielectric layer.

#### Brief Description of the Drawings

15       The above and other objects and features of the instant invention will become apparent from the following description of preferred embodiments taken in conjunction with the accompanying drawings, in which:

Fig. 1 is a cross-sectional view showing a conventional semiconductor device having a BLT ( $(\text{Bi}_x\text{La}_y)\text{Ti}_3\text{O}_{12}$ ) capacitor using a TiN diffusion barrier layer according to the prior art; and

25       Figs. 2A to 2E are cross-sectional views showing a process for manufacturing a semiconductor device according to the present invention.

## Detailed Description of the Preferred Embodiments

Hereinafter, a semiconductor capable of improving the electrical characteristics and electrode property and a method for manufacturing the same according to the present invention will be described in detail referring to the accompanying drawings.

Figs. 2A to 2E are cross-sectional views showing a process for manufacturing a semiconductor device according to the present invention.

Referring to Fig. 2A, an interlayer insulating layer 21 is formed on a transistor including a source/drain region, and a contact hole is formed by selectively etching the interlayer insulating layer 21. A plug 22 is formed by burying a polysilicon in the contact hole. At this time, an upper side of the contact hole is not filled with the plug 22. Herein, thin layers of a general oxide series may be applied as the interlayer insulating layer and multiple oxide layers may be used as the interlayer insulating layer in the memory device.

Referring to Fig. 2B, an ohmic contact layer 23, such as a  $\text{TiSi}_2$  layer or the like, is formed on the plug 22 only in the contact hole and a La or LaN layer 24A is deposited on the entire structure. Herein, the width of the ohmic contact layer 23 is determined by the depth of a recess portion in the contact hole and other conditions after the plug 22 is formed, and the La layer 24A is formed at a thickness of 500

Å to 2000 Å.

A deposition process of the La or LaN layer 24A is performed by a deposition technique selected from the group consisting of pulse laser deposition (PLD), physical vapor deposition (PVD), metal organic chemical vapor deposition (MOCVD), sputtering, plasma enhanced metal organic chemical vapor deposition (PEMOCVD), liquid source mist chemical deposition (LSMCD) and atomic layer deposition (ALD).

Referring to Fig. 2C, the La or LaN layer 24A is crystallized through a plasma treatment process in a reduction atmosphere of a nitrogen ( $N_2$ ) or ammonia ( $NH_3$ ) gas and the LA layer nitrides at the same time so that, finally, a LaN diffusion barrier layer 24B is formed. Resistivity of the LaN layer is 100  $\mu\Omega/cm$  lower than that of the TiN layer.

When atoms of the LaN layer are diffused into the BLT layer through a bottom electrode during a thermal treatment process, since the LaN layer includes an element of the BLT layer, the ferroelectric characteristic does not become deteriorated. The plasma treatment process is performed at a pressure of 1 mtorr to 10 torr, at a power of 25 W to 500 W and at a temperature of 250 °C to 650 °C.

Subsequently, an etch back process or a chemical mechanical process (CMP) process is performed in order that the LaN layer remains only in the contact hole.

Referring to Fig. 2D, a bottom electrode is formed at a thickness of 500 Å to 2000 Å.

Referring to Fig. 2E, a BLT dielectric layer 26 is formed by which a BLT layer, in which the atomic concentration of Bi is 3.25 to 3.35 and the atomic concentration of La is 0.80 to 0.90, is deposited on the bottom electrode. After forming the BLT dielectric layer 26, a top electrode 27 is formed with a material selected from the group consisting of Ru, Pt, IrO<sub>2</sub> and RuO<sub>x</sub> (wherein, x is an integer from 1 to 3) by a deposition technique selected from the group consisting of MOCVD, PVD, spin-on and PECVD.

The BLT dielectric layer is formed by a deposition technique selected from the group consisting of spin-on, MOD, PVD, MOCVD, PECVD, LSMCD and ALD.

The PEMOCVD process is generally performed at a pressure of 5 mtorr to 50 torr and at a temperature of 400 °C to 700 °C.

In using the MOD technique, the BLT layer is deposited by a first thermal treatment process, which is a rapid thermal process (RTP) increasing in speed from 80 °C/second to 300 °C/second with a reaction gas selected from the group consisting of an oxygen gas, a N<sub>2</sub>O gas and a mixture gas of an oxygen gas and a nitrogen gas. Subsequently, the BLT layer is crystallized by a second thermal treatment, which is performed at a temperature of 650 °C to 675 °C and in an atmosphere selected from the group consisting of an oxygen

gas, a  $N_2O$  gas and a mixture gas of oxygen and  $N_2O$ , so that the BLT dielectric layer 26 is finally formed.

The capacitor is formed as various types, such as a cylinder type, a concave type or the like, instead of a flat type.

As the LaN diffusion barrier layer is formed by the plasma treatment process in a reduction atmosphere of a nitrogen gas or an ammonia gas after the LaN layer is formed by depositing a La layer, which is a diffusion barrier layer, oxidation of the plug and the ohmic contact layer can be prevented so that the electrical characteristics, the electrode properties and reliability of the capacitor can be improved.

While the present invention has been described with respect to the particular embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention as defined in the following claims.